As a flexible auxiliary heating method, the electron cyclotron resonance heating (ECRH) has been widely used in many tokamaks and also will be applied for the J-TEXT tokamak. To meet requirements of protection and fault analysis for the ECRH system on J-TEXT, signals of gyrotrons such as the cathode voltage and current, the anode voltage and current, etc should be transmitted to the control and data acquisition system. Considering the high voltage environment of gyrotrons, isolation transmission module based on FPGA and optical fiber communication has been designed and tested. The test results indicate that the designed module has strong anti-noise ability, low error rate and high transmission speed. The delay of the module is no more than 5 μs which can fulfill the requirements.
Introduction
J-TEXT tokamak is a medium-sized magnetic confinement fusion device for the study of basic magnetic confinement experiments and new diagnostic techniques [1, 2] . In order to improve the plasma parameters of J-TEXT, an ECRH system was being developed [3, 4] . The main parameters of gyrotrons are shown in table 1 according to the gyrotron instructions.
The ECRH system consists of gyrotrons, cathode high voltage power supply (CHVPS), anode high voltage power supply (AHVPS), filament power supply (FPS), auxiliary power supplies, superconducting magnet, transmission lines, microwave power measurement system, cooling system and control system. The 100 kV/60 A CHVPS has been developed to provide negative potential for gyrotrons [5, 6] . The adjustable AHVPS is mainly used to control the output power of the gyrotron. The control system which consist of CRIO-9068, PXIe-8840 and PC realizes the monitoring, timing control, interlock protection and data acquisition of the ECRH system, as figure 1 shows. Considering the high voltage environment of the ECRH system, high voltage isolation transmission unit (HIT) should be used for transmitting and receiving signals between the control system and the sub modules of ECRH systems.
Considering the high voltage, strong magnetic environment of ECRH system on J-TEXT, the requirements of HIT are summarized in table 2. In table 2, the time delay of HIT is set to be less than 5 μs, which can make the HIT more flexible for monitoring, protection and also for fault analysis.
Since the advantages of high electrical isolation, low attenuation and immune to EMI, the optical fiber is chosen as the ideal transmission medium for high voltage isolation system [7, 8] . Normally, technologies based on voltage to frequency conversion (VFC) are used for the signal transmission scheme with fibers. Many chips such as LM331 [9, 10], DMC5501 [11] , TC9601, AD7741, AD650 [12] and VFC110 can realize the VFC. However, the requirement of time delay in table 2 cannot easily be met with these chips. In order to solve this problem, we introduce a digital optical fiber communication method in this paper. In addition, multi-channel signal transmission can be realized with this method.
High voltage transmission unit
The HIT consists of two modules: transmitter and receiver. The transmitter takes an analog to digital (AD) converter to digitize the original analog signals. The field programmable gate array (FPGA) is taken as the core component to realize conversion control and data process, generating a digital bit stream which can be transmitted in a single optical fiber after electric to optical (EO) conversion. The receiver extracts effective digital signals conversed via optical to electric (OE) module and restores it by digital to analog (DA) converter for further controlling. The delay performance depends on the clock because the process in FPGA and AD converter work via clock. For lower delay, we set the clock frequency at 25 MHz in our design. For signals extension, we design multi-channel optical fibers, which is assumed to n here, to be controlled by FPGA at once.
Additionally, we divide one signal into many channels, such as m channels, via time-division multiplexing (TDM) technology in FPGA to restore more signals. TDM transfers multiplexed signals through dividing time zones, thus sacrificing the data transmission quantity of one signal at unit time. So it is essential to set proper m value to extend effective signals as many as possible. Here we set both m and n as 2, so 4 signals can be transmitted in one system. The overall block diagram of the HIT system is shown in figure 2.
The transmitter module
In the transmitter, the voltage or current signal is firstly converted to the proper range by the signal conditioning module and then processed with the AD converter. The converted digital signal is sent to the FPGA to realize AD controlling, framing and coding. Then the coded data converts to the optical signal by EO module, and transmitted by the optical fiber. Figure 3 shows the structure and function of the transmitter.
In figure 3 , we select the 12 bit parallel AD9226 produced by ADI company as the AD conversion chip to improve the conversion rate. The input of AD9226 is range from 1 to 3 V, thus the signal conditioning module needs to realize the function of attenuation and level shift firstly. Secondly, in order to prevent over voltage and over current from the damage of the whole module, we use transient voltage suppressor for protection. Finally, to prevent the mismatch of circuit impedance from causing overshoot or amplitude attenuation, it is better to add voltage follower [13] . Here we use AD8066 operational amplifier for voltagefollow, attenuation and level shift, which has very low noise (7.0 nV Hz −1 and 0.6 fA Hz −1 ), and very high input impedance.
As the core of the whole system, the cyclone series chip EP4CE15F23C8 produced by ALTERA company is adopted here for data process. In the FPGA, it includes AD control and data reading, data frame transmission, coding module and PLL clock module. Using the PLL Intellectual Property of FPGA, the desired clock frequency can be set. The AD control module controls the AD operation and data reading, then the data enters the frame transmission module for frame definition. The serial communication method is used here, the frame format definition is similar to serial communication. As shown in figure 4 , the address is 2 bits to ensure data accuracy. Here we use multiple hardware peripherals and software time division multiplexing to expand the signal simultaneously. The software flow diagram of multi-channel data is shown in figure 5 . Finally, the framed data is transmitted to the encoding module for effective transmission in optical fiber. The encoding module adopts the CMI code. CMI code uses '00' and '11' to replace 1 alternately; uses '01' to replace 0. Thus the output data doubles, and the number of continuous 0 or continuous 1 will not exceed three, which reflect low DC fluctuation, small low frequency components and the recoverable clock information, it is easy to monitor errors. The most important is that '10' mode is unused code. It is easy for decoding. After the coding, the data arrives at EO-OE module.
In order to achieve short delay, optical fiber transceiver needs high transmission rate, the HFBR1527/2526 is chosen to realize EO-OE conversion. Their highest data rate is 160 MBd in 50 M plastic fiber cable. For longer distance, we can use HFBR1414/2416 instead without changing the driven circuit. Since the HFBR1527/2526 works on PECL level, we need level conversion to match with FPGA harmony. The level conversion between PECL and TTL is achieved via MAX9371 and SN65ELT21 chips. The HFBR1527 is driven by triodes and 74ACTQ00, while HFBR2526 by MC10H116 differential amplifier.
The receiver module
In the receiver, the optical signal is converted to electrical signal through the above OE module, and the acquired data stream is entered into the FPGA for further processing. Figure 6 is the functional structure diagram of the receiving terminal circuit.
The receiver core device FPGA also uses the cyclone chip EP4CE15F23C8. In FPGA, it realizes clock extraction, decoding, data frame reception, DA control, and PLL clock generation. The electrical signal converted by OE module gets into the receiver FPGA. In the clock extraction module, it is crucial to complete the clock extraction, which determines whether the system is running properly. The frequency of extracted clock is obtained by the highest bit of a four bits counter, which counts for 800 M clock. And the clock phase is fully synchronized according to the edge of the CMI data or the counter's empty and full. All processing followed in FPGA are under the extracted clock. For CMI coded data, the '10' code is unused, we can confirm the start of new '00', '01'or '11' combination at the negative edge of the data to decode data stream. The decoded data enters the protocol reception module, extracts the address and 12 bits valid data according to the protocol defined before, and carries out parity check at the same time.
DAC converter uses 12 bit parallel DAC902 produced by TI company, the total conversion time is 0.03 μs. The spurious free dynamic range is 67 dBc at 5 MHz. The DAC902 works at current mode, where the current is converted into voltage by AD8066 and scaled back to the initial signal range. Since the DAC operate is noisy environment, a two order passive RC filter is used to filter the noise, we select 100 Ω resister and 1 nF capacitor here.
Test results
To verify the performance of the HIT, the signal transmission test is carried out based on the FPGA development board under the 25 MHz's working clock in 30 M fiber cable. Figure 7 shows the input and output relationship of two time-multiplexed signals at 10 kHz. It is found that the signal has no distortion after sampling, encoding, decoding and DA conversion. Figure 8 is the linear fitting according to the test results. The result proved that the designed module performed well and can meet the requirements for ECRH system. The HIT's delay is mainly from AD conversion, frame transmission, and filter delay. AD conversion is 8 clocks according to the datasheet. The frame transmission is 22 clocks when concludes code module. The filter delay is about 2×5RC, i.e. 1 μs. Thus the theoretical delay is about 30× (1/25)+1=2.2 μs. Figure 9 shows the response diagram of ±2 and ±0.5 V square wave at different frequencies of 0-80 kHz, both of two channels are in the range from 2.3 to 3 μs, which is consistent with theoretical analysis. We can also know that the smaller signals can be transmitted well by the HIT according to figure 9.
In the ECRH system, the cathode voltage itself through a voltage divider to the transmitter for measurement, figure 10 
Conclusions
In this paper, a high voltage isolation module based on FPGA and optical fiber communication has been developed for the ECRH system on J-TEXT. Experiments indicate that the design module has the characteristics of high isolation, good dynamic response, high stability and low time delay. With the designed module, accurate and safe transmission of signals between the sub-units of the ECRH system and the control system can be realized. 
